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In recent years, many works [6] [7] [8] [9] [10] have carried out investigation and characterization of reliability of SiC devices; nevertheless, many issues still have to be fully addressed.
Through in-depth investigations it will be possible to suggest design rules and engineering improvements that will push up devices' performance boundaries.
In order to define their limit to withstand the most demanding working operations, devices are usually analyzed during highly stressful conditions, that is, most commonly during unclamped inductive switching (UIS) and short circuit (SC), two routine techniques regularly used for characterizing silicon power devices (see [11] and [12] ).
An SC event can occur in a variety of ways in an industrial environment. This is especially true for motor driving systems, where different kinds of protection circuits were proposed to avoid catastrophic failure during overload and SC events at the inverter stage (see [13] [14] [15] [16] ). Therefore, in this scenario, a device should be designed to have reasonable SC withstand time prior to the intervention of the protection circuitry. Nevertheless, this could not be achieved without an understanding of the underlying physical mechanisms that bring the device to failure.
In the recent past, different papers addressed the SC robustness of SiC power MOSFETs. In [17] [18] [19] , an experimental evaluation of robustness and performances of commercially available devices was given. The reported results showed the weakness of the gate during SC tests and at different failure modes. Experiments on SiC power MOSFET and JFET were carried out in [20] under SC fault condition. The device temperature was also estimated to be very high, leading to melting of aluminum and finally to device failure. Wide experimental data on different commercial devices and numerical investigations through electrically and thermally coupled models were exploited to analyze the temperature dependence of SC withstanding capability in [21] . In [22] , electrothermal simulations are shown to analyze the SC safe operating area (SOA) using compact models. Reference [23] presents numerical and experimental analyses of a failure mode during pulsed overcurrent. However, these results did not examine the possible failure mode in SC, which must be analyzed through testing and modeling. In this context, the aim of this paper is to present an interpretation of the inner physical dynamics limiting the SC capability of SiC MOSFETs. A broad set of experimental measurements is performed to evaluate different SC failure modes of commercially available SiC MOSFETs.
After an introduction, in Section II, both the experimental and simulation methods used to carry out the analysis are illustrated, giving information on the test setup and the TCAD structure. Section III reports in detail the main results gained, and their analysis leads to determining two separate failure modes. In Section IV, the physical phenomena limiting the SC reliability of devices are discussed, recognizing that temperature is the main impacting factor.
II. ANALYSIS APPROACHES
Experimental data were collected through extensive testing of commercially available devices that were characterized during the failure event under different operating conditions. The outcomes were subsequently investigated, and with the aid of numerical electrothermal simulations, the physical mechanisms involved in the failure event have been properly inspected, giving an insight into different phenomena occurring inside the device.
A. Simulated Structure
Thanks to device symmetry, a half elementary cell of a planar MOSFET [ Fig. 1(a) ] was reproduced for this study and analyzed with the TCAD Synopsys Suite.
Even though the structure was calibrated to match the behavior of a commercial device, it does not represent the actual device structure. Hence, it could be taken as a more general case study. Theoretical assumptions and literature data (see [24] ) were used to define doping and dimensions [reported in Fig. 1(a) ]. Principal models and corresponding parameters are listed in the Appendix. For simulation purpose, body and source terminals were physically separated but connected at the same electrical node.
Mixed-mode simulations were performed, in which a physically based device was placed alongside a circuit description (in a SPICE netlist format) as depicted in Fig. 1(b) . Additional components were included to consider the parasitic elements introduced in a real circuit by wires and connections. Specifically, stray inductance and parasitic resistance on the source loop (L S , R S ) affect the di /dt during the turn-ON phase; stray inductance on the drain (L D ) is responsible for voltage spikes during switching transients. Fig. 1(b) shows their estimated values.
It is well known that temperature strongly affects the behavior of power devices, and therefore self-heating effects could not be neglected. Accordingly, temperature-dependent parameters were included, and heat generation and transport equations were solved in conjunction with semiconductor equations. The thermal problem was solved applying the isothermal condition on the back of the device (T CASE ) and adiabatic conditions on the remaining edges.
In order to reflect the operation of an actual device, the structure was calibrated obtaining a suitable match with isothermal I D -V GS characteristics of a 1.2-kV 36-A 80-m commercial device [25] , selected as case study. The curves were measured at V DS = 20 V by means of a pulsed curve tracer and are illustrated in Fig. 2 for backside temperatures of 300 and 410 K.
The calibration procedure implied the choice of suitable physical models (e.g., mobility doping dependence, carrier recombination, etc.) and the proper tuning of their parameters. Device behavior is largely dependent on the quality of the oxide-semiconductor interface and could not be correctly reproduced without including fixed charges and trap levels usually present therein. References [26] and [27] have reported the impact of interface defects and dislocations on MOSFET devices. These trap levels are commonly considered to be acceptor-like above mid-gap energy E i , i.e., negatively charged when occupied. One of the effects is a positive shift of the threshold voltage, which can then be analytically expressed as [28] 
where D it is the interface trap density, and other symbols have the common meaning. Furthermore, the filled traps give rise to Coulomb scattering that turns into a mobility decrease of channel electrons flowing close to the surface. The number of filled traps decreases as the temperature increases since trapped electrons tend to be emitted. This leads to a lowering of the threshold voltage. In addition, both a reduction in Coulomb scattering and a higher number of free carriers improve the channel mobility. Therefore, there is a temperature range in which mobility actually increases with temperature, until all electrons are released.
B. Experimental Setup
SC tests were performed on the aforementioned device for different operating conditions (i.e., V DS , T CASE , V GS , t PULSE ). In addition, in order to give a widespread validation of the obtained results, other manufactures' devices that were 1.2-kV 80-m rated were tested [29] , [30] .
A schematic of the experimental system is shown in Fig. 3 . The gate driving system consists of a MCP1404 driver IC manufactured by Microchip and a 5-gate resistor. The gate voltage goes from 0 to 20 V. Voltage is applied by a HVdc power supply, and it is held during the SC pulse by a 1-mF capacitor bank. The device under test (DUT) is placed on a hot plate through which it is possible to set the case temperature. A custom advanced infrared (IR) thermography system, fully described in [31] , was used to acquire the surface temperature of the device during the SC test. Featuring an equivalent time sampling technique, it is able to acquire fast transient dynamics, with 1 MHz equivalent frame rate. Thus, it is possible to track the temperature evolution, and therefore the current distribution, during the applied SC pulse. In addition, the system allows a single-shot capture of the temperature map at any desired time instant along the test. This feature was used, as will be shown later, to catch the heat spreading at its maximum, i.e., at the pulse turn-OFF edge. If the device fails, this corresponds to spotting the current distribution right before the failure event, which could lead to useful information about the failure mechanism itself. IR camera integration time was set to 1 μs and a two-point calibration procedure was performed to compensate the emissivity contrast effect [32] . Furthermore, due to high temperature reached during the experiment exceeding the camera calibration range, thermal images were elaborated in postprocessing to represent the normalized temperature increase
where T 0 is the case temperature and T max is the maximum temperature for each thermal map.
III. EXPERIMENTAL AND SIMULATION RESULTS
This paragraph describes the main results obtained through experiments and simulations. Tests were carried out using two distinct approaches: 1) short pulses (≤20 μs) at high voltage (≥400 V); 2) long pulses (100 μs) at low voltage (≤200 V). Based on the results it was possible to infer two different failure mechanisms during SC, both related to temperature increase inside the structure, as will be discussed later.
A. High-Voltage Short-Pulse Tests
In the following, the most relevant results are summarized. From single-pulse SC waveforms (Figs. 4 and 5) , the appearance of two phenomena becomes immediately evident; specifically, the current tends to change slope at the end of the pulse and current tails, usually present in bipolar devices, which originate after the turn OFF.
These effects were already reported in [33] , and they are present in different devices as well, upheld by test results (Figs. 6 and 7) .
Generally, it is an uncommon behavior for a power MOSFET, since as a unipolar device, it should not have any current tails, and it should have a negative current slope when biased above the temperature compensation point.
These two effects could be considered temperature related, since as the pulse length increases and/or applied voltage and back temperature are higher, they become more and more relevant up to device catastrophic failure.
Deeper investigations were carried through physical electrothermal simulations.
In Fig. 8 , simulated drain current waveforms are depicted along with the average surface temperature; the same behavior observed experimentally has also been reproduced. The first interesting result can be pointed out (Fig. 9) : the formation of hole current flowing out of the body terminal. It becomes visible when the current starts to change its slope. The second aspect that can be spotted is that the heat is mainly generated in the JFET region and an extreme high-temperature peak value is reached therein (Fig. 10) . Fig. 11 depicts the hole current density at different time instants along a 18.5-μs SC pulse. In the beginning, the hole concentration has a very low value, and therefore the leakage current of the body/drift p-n junction is negligible. As the temperature increases, it leads to an increase in the number of holes, and consequently leakage current keeps increasing gradually. This phenomenon gives rise to the hole current coming out the body terminal. Using formulas and values reported in [24] , [34] , and [35] , it is possible to carry out an approximate estimation of the leakage current as a function of temperature
where D p and L p (1-2 μm, [24] ) are the diffusivity and the diffusion length, respectively, and n i is given by
Combining (3)- (5) with the assumption of a device approximately 3 mm × 3 mm and SiC physical parameters from [36] , the leakage current can roughly be estimated to be ∼30 A at T = 2000 K. Far from being an accurate calculation, this result indicates the temperature range in which the leakage current is expected to have a value comparable to the ON-state current value during SC, that is, when the device is experiencing thermal runaway. On the other hand, to get a current tail similar to the one experimentally observed, the temperature peak value should not be much far from the one obtained in simulation. Thus, holes are thermally generated due to locally elevated temperature increase. The electric field in the drift region drags the generated carriers toward the top of the device. Hole density keeps increasing until a certain point along the body/drift edge when the p-n junction does not exist anymore. This is due to excessive carrier concentration that punches through the junction.
Obviously, electrons are thermally generated at the same time and are free to flow from source to drain even when the applied gate voltage is zero. The current tail is indeed built up by the merging of the aforementioned leakage currents. The tail then slowly decreases to zero within a time linked to the one needed to remove all the generated carriers. Nevertheless, the leakage current could reach a level at which thermal runaway takes place leading to device failure (Fig. 12 ). This is a positive feedback phenomenon inducing an uncontrollable increase in the drain current up to MOSFET destruction (Fig. 13) . It is furthermore inferred that these devices do not comply with the usual required SC capability of silicon power devices, which is at the minimum withstanding a SC pulse of 10 μs with two-third rated voltage applied.
To better comprehend the inner device dynamics preceding the failure event (i.e., during the current tail), temperature distribution was acquired at the turn OFF of a 8-μs SC pulse. To easily accomplish this task, the temperature evolution was slowed down choosing V DS = 600 V. The thermal map of Fig. 15 corresponds to the current distribution at turn OFF, that is, just before the failure event (as indicated in Fig. 14) . It clearly reveals that the failure arises from high power density being confined to an extremely small area (encircled red dots in the figure) corresponding to the formation of a hot spot. When there is local growth of leakage carriers, a cluster of adjacent cells might tend to drain more current triggering the thermal runaway event. The current crowds in a limited portion of the total area, activating a self-sustained process that promptly entails the creation of the hot spot. The increase in the current at the end of the SC pulse (before thermal runaway takes place) is much more pronounced in simulation than in experimental waveforms. It is a consequence of the used simulation approach, in which just a single cell is investigated. Thus, the electrothermal interaction with surrounding cells, leading to a stronger positive feedback, is not taken into account.
Nonetheless, the mechanism explained above is not the only source of failure that was observed.
At some different applied conditions, for which the power applied is lower (e.g., the one in Fig. 16 ), current tails still appear but the device experiences a different phenomenon. For this test, SC pulses of gradually increasing width were applied to the DUT and thermal maps were acquired at the end of each experiment. After a certain pulse length (17 μs in this case), the device does not turn ON anymore. Inspection of temperature distribution at the end of different pulses (Fig. 17) illustrates areas on the device surface that are activated partially. Focusing on the encircled area of Fig. 17(b) and the same device portion in Fig. 17(a) , a transition from an almost uniform current to a less homogeneous one is visible. Since for a MOSFET without any unstable behavior the current should expand in all active areas, it could be assumed that those areas were somehow degraded. They are thus prone to carry less current, eventually being inoperative. Moreover, a residual resistance of tens of ohms was measured between the gate and the source.
B. Low-Voltage Long-Pulse Tests
In order to try to get a better understanding of the origin of the aforementioned observed failure, different tests were performed. Devices were subjected to SC for long pulse widths (100 μs) but with a low applied voltage (<250 V). In this way, it is possible to slow down the temperature dynamics, and hence to analyze the device response to long thermal stress. The pulse length is kept constant and the voltage is increased at each step. Resulting current waveforms at different V DS are reported in Fig. 18 , where the effect of temperature rise on the current profile is clearly visible. When a certain voltage value is reached (175 V in this case), the device is not able to withstand the entire pulse duration and fails after approximately 85 μs, corresponding to the time instant at which the drain current drops to zero. In addition, it is interesting to note that, at the same time, the gate-source voltage drops to zero as well, and the gate current suddenly increases (Fig. 18) . It is then straightforward to assume that the device turned OFF because an SC had happened between the gate and the source, confirmed by the subsequent measure of R GS (<1 ). It could be supposed that the metallization and/or passivation layers on the top of a MOSFET might be melted or somehow corrupted.
Hence, in this case, the device does not undergo catastrophic failure as previously explained, but it is not operative anymore because of damage to the gate/source structure.
IV. DISCUSSION
After description in the previous section, here an explanation of different failure mechanisms during SC for a SiC power MOSFET is given. As made clear by the reported results, two separate phenomena might happen when a device fails. It is convenient to indicate them as failure mode I and failure mode II.
In the first type, the device experiences a destructive mechanism due to exponential rise in drain current subsequent to thermal runaway triggering. The second type failure, on the other hand, involves the degradation of the gate structure, with subsequent inability to turn the device ON, which is why it could be considered a soft failure.
Both are regulated by the temperature increase inside the device, and more precisely by its growth rate.
The concept can be better clarified with the aid of Fig. 19 . It is useful to define two temperature values: 1) T DEG , when surface degradation occurs; 2) T TH_RNW , when thermal runaway takes place. The value at which top-layer materials get corrupted is related to the temperature at which melting or change in properties happens in passivation and metallization layers, and it is obviously lower than the triggering point of thermal runaway.
Temperature rise is, of course, related to the amount of power that a device is subjected to, and therefore to the applied voltage. When the power applied is low, temperature has slow dynamics and might reach T DEG , but it cannot reach T TH_RNW . If the surface is exposed to T DEG for sufficient time, permanent damage occurs [ Fig. 19(b) , failure mode II]. The gate/source structure is compromised, and therefore the device loses partially or totally its ability to conduct current.
On the other hand, a higher power leads to a prompt temperature increase. It suddenly reaches T TH_RNW ; a large amount of carriers are then generated, and the leakage current reaches a value at which thermal runaway is activated. Drain current rises uncontrollably and the device blows up (failure mode I). In this case, the time duration for which the device remains at T DEG is not enough for the surface to be fully damaged [ Fig. 19(a) ].
Under all other conditions, for a moderate applied power, the failure is regulated by the time needed to degrade the device and the one needed to reach the thermal runaway point (Fig. 19c) . When the former is higher, even if the temperature has a value able to produce detrimental degradation, thermal runaway is the predominant mechanism.
V. CONCLUSION
In this paper, interpretation of SC failure event of SiC Power MOSFETs has been given. The aim is to define the limits of their SC capability.
Thanks to the investigation of experimental data, two different failure dynamics have been identified. The first is related to thermal runaway induced by the high value of leakage current. Gate-source shorting due to breakup of top layers is the second failure mechanism observed. Which one occurs depends on the power the device has to dissipate (i.e., by the bus voltage) which affects the temperature rise time.
Thanks to numerical simulations, it has been possible to carry out an in-depth analysis of the physics involved in those phenomena.
It is then possible to state that the SC withstanding capability of SiC power MOSFETs is limited by the heat generated inside the structure, specifically in the JFET region.
Even though one of the most marked properties of SiC is the material's higher thermal conductivity, SiC devices have usually reduced volume compared to the same rated silicon devices. It results in extremely high temperature increase, which drastically reduces the device SC ruggedness.
APPENDIX
In Section II-A, the structure implemented was reported, along with the geometrical dimensions [ Fig. 1(a) ]. As explained, numerical parameters were calibrated to fit the static I D -V GS curves of a commercial device and to reproduce the same behavior observed experimentally during SC. Among all, mobility and interface traps play a key role.
Channel mobility was modeled using the Arora model implemented in the simulator [37] , whose parameters for electrons were chosen during the calibration procedure (Table I) , and its analytical expressions are
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